CSCI 564 Advanced Computer Architecture

Lecture 14: Consistency and Coherence

Dr. Bo Wu (with modifications by Sumner Evans) May 7, 2021

Colorado School of Mines

Memory Ordering in Multiprocessors

Ordering of Operations

- Operations: A, B, C, D
 - In what order should the hardware execute (and report the results of) these operations?
- A contract between programmer and microarchitect
 - Specified by the ISA
- Preserving an "expected" (more accurately, "agreed upon") order simplifies programmer's life
 - Ease of debugging; ease of state recovery, exception handling
- Preserving an "expected" order usually makes the hardware designer's life difficult
 - Especially if the goal is to design a high performance processor: Recall reorder buffer in out of order execution and their complexity

Memory Ordering in a Single Processor

- Specified by the von Neumann model
- Sequential order
 - Hardware executes the load and store operations in the order specified by the sequential program
- Out-of-order execution does not change the semantics
 - Hardware retires (reports to software the results of) the load and store operations in the order specified by the sequential program
- Advantages: 1) Architectural state is precise within an execution. 2) Architectural state is consistent across different runs of the program
 → Easier to debug programs
- Disadvantage: Preserving order adds overhead, reduces performance, increases complexity, reduces scalability

Memory Ordering in a MIMD Processor

- Each processor's memory operations are in sequential order with respect to the "thread" running on that processor (assume each processor obeys the von Neumann model)
- Multiple processors execute memory operations concurrently
- How does the memory see the order of operations from all processors?
 - In other words, what is the ordering of operations across different processors?

Why Does This Even Matter?

- Ease of debugging
 - It is nice to have the same execution done at different times to have the same order of execution \rightarrow Repeatability
- Correctness
 - Can we have incorrect execution if the order of memory operations is different from the point of view of different processors?
- Performance and overhead
 - Enforcing a strict "sequential ordering" can make life harder for the hardware designer in implementing performance enhancement techniques (e.g., OoO execution, caches)

When Could Order Affect Correctness?

· When protecting shared data


Protecting Shared Data

- · Threads are not allowed to update shared data concurrently
 - For correctness purposes
- Accesses to shared data are encapsulated inside critical sections or protected via synchronization constructs (locks, semaphores, condition variables)
- Only one thread can execute a critical section at a given time
 - Mutual exclusion principle
- A multiprocessor should provide the *correct* execution of synchronization primitives to enable the programmer to protect shared data

Supporting Mutual Exclusion


- Programmer needs to make sure mutual exclusion (synchronization) is correctly implemented
 - We will assume this
 - But, correct parallel programming is an important topic
 - Reading: Dijkstra, "Cooperating Sequential Processes," 1965.
 - <u>http://www.cs.utexas.edu/users/EWD/transcriptions/EWD01xx/EWD123.html</u>
 - See Dekker's algorithm for mutual exclusion
- Programmer relies on hardware primitives to support correct synchronization
- If hardware primitives are not correct (or unpredictable), programmer's life is tough
- If hardware primitives are correct but not easy to reason about or use, programmer's life is still tough

Protecting Shared Data




A Question

- Can the two processors be in the critical section at the same time given that they both obey the von Neumann model?
- Answer: yes



An Incorrect Result (due to a molementation that does not provide sequential consisting)



time 0: P, essentes A P2 executes X (set F1=1) st F1 condice. [set F2=1] st F2 complete A is sort to memory (from P1's X is sort to memory (from P2's VION)

Both Processors in Critical Section

	(set Fy=1) st Fy capille A is sort to memory (from Pi's View)	(set F2=1) st F2 complete X is sent to memory (from P2's VRW)
time 1:	Pievecutos B (test F2==0) ld F2 slowlad	P2 executes Y (test F1==0) ld F1 stored
	B is sent to memory	Y is sent to memory
time 50:	Memory sends back to P, F2 (0) ld F2 complete	Momery sends back to P2. (F1 (0) Id F, complete
time 51 :	Pt is in critical section	P2 is in critical section
time 100:	Memory completes A Fi = 1 m memory	Memory completes 🕱 F2=1 n memory

What happened ? Pis view of mom. ops P2'S VIEW $(F_{i}=1)$ X $(F_{2}=1)$ В (test F2=0) (testa F1=0) V $(F_{2}=1)$ X $(F_{1}=1)$ A appeared to happen X appeared to happen before X before A Problem! These two processors did not see the same order of operations on memory

How Can We Solve The Problem?

- Idea: Sequential consistency
- All processors see the same order of operations to memory
- i.e., all memory operations happen in an order (called the global total order) that is consistent across all processors
- Assumption: within this global order, each processor's operations appear in sequential order with respect to its own operations.

Sequential Consistency


- Lamport, "How to Make a Multiprocessor Computer That Correctly Executes Multiprocess Programs," IEEE Transactions on Computers, 1979
- A multiprocessor system is sequentially consistent if:
- the result of any execution is the same as if the operations of all the processors were executed in some sequential order

AND

- the operations of each individual processor appear in this sequence in the order specified by its program
- This is a memory ordering model, or memory model
- Specified by the ISA

Programmer's Abstraction

- Memory is a switch that services one load or store at a time from any processor
- All processors see the currently serviced load or store at the same time
- · Each processor's operations are serviced in program order



Sequentially Consistent Operation Orders

- Potential correct global orders (all are correct):
- A B X Y
- A X B Y
- A X Y B
- X A B Y
- X A Y B
- X Y A B
- Which order (interleaving) is observed depends on implementation and dynamic latencies

Consequences of Sequential Consistency

Corollaries

1. Within the same execution, all processors see the same global order of operations to memory

- → No correctness issue
- \rightarrow Satisfies the "happened before" intuition

2. Across different executions, different global orders can be observed (each of which is sequentially consistent)

→ Debugging is still difficult (as order changes across runs)

Issues with Sequential Consistency?

- Nice abstraction for programming, but two issues:
 - Too conservative ordering requirements
 - Limits the aggressiveness of performance enhancement techniques
- Is the total global order requirement too strong?
 - Do we need a global order across all operations and all processors?
 - How about a global order only across all stores?
 - Total store order memory model; unique store order model
 - How about a enforcing a global order only at the boundaries of synchronization?
 - Relaxed memory models
 - Acquire-release consistency model

Issues with Sequential Consistency?

- Performance enhancement techniques that could make SC implementation difficult
- Out-of-order execution
 - Loads happen out-of-order with respect to each other and with respect to independent stores → makes it difficult for all processors to see the same global order of all memory operations
- Caching
 - A memory location is now present in multiple places
 - Prevents the effect of a store to be seen by other processors → makes it difficult for all processors to see the same global order of all memory operations

Weaker Memory Consistency

- The ordering of operations is important when the order affects operations on shared data → i.e., when processors need to synchronize to execute a "program region"
- Weak consistency
 - Idea: Programmer specifies regions in which memory operations do not need to be ordered
 - "Memory fence" instructions delineate those regions
 - All memory operations before a fence must complete before fence is
 executed
 - All memory operations after the fence must wait for the fence to complete
 - Fences complete in program order
 - All synchronization operations act like a fence

Tradeoffs: Weaker Consistency

- Advantage
 - No need to guarantee a very strict order of memory operations

 \rightarrow Enables the hardware implementation of performance enhancement techniques to be simpler

 \rightarrow Can be higher performance than stricter ordering

- Disadvantage
 - More burden on the programmer or software (need to get the "fences" correct)
- Another example of the programmer-microarchitect tradeoff

Cache Coherence

Shared Memory Model


- Many parallel programs communicate through *shared memory*
- Proc 0 writes to an address, followed by Proc 1 reading
 - This implies communication between the two





- Each read should receive the value last written by anyone
 - This requires synchronization (what does last written mean?)
- What if Mem[A] is cached (at either end)?


Cache Coherence


• Basic question: If multiple processors cache the same block, how do they ensure they all see a consistent state?












Cache Coherence: Whose Responsibility?

- Software
 - Can the programmer ensure coherence if caches are invisible to software?
 - What if the ISA provided a cache flush instruction?
 - FLUSH-LOCAL A: Flushes/invalidates the cache block containing address A from a processor's local cache.
 - FLUSH-GLOBAL A: Flushes/invalidates the cache block containing address A from all other processors' caches.
 - FLUSH-CACHE X: Flushes/invalidates all blocks in cache X.
- Hardware
 - Simplifies software's job
 - One idea: Invalidate all other copies of block A when a processor writes to it

A Very Simple Coherence Scheme

- Caches "snoop" (observe) each other's write/read operations. If a processor writes to a block, all others invalidate the block.
- A simple protocol:



- Write-through, nowrite-allocate cache
- Actions of the local processor on the cache block: PrRd, PrWr,
- Actions that are broadcast on the bus for the block: BusRd, BusWr

(Non-)Solutions to Cache Coherence

- No hardware based coherence
 - Keeping caches coherent is software's responsibility
 - + Makes microarchitect's life easier
 - -- Makes average programmer's life much harder
 - need to worry about hardware caches to maintain program correctness?
 - -- Overhead in ensuring coherence in software
- All caches are shared between all processors
 - + No need for coherence
 - -- Shared cache becomes the bandwidth bottleneck
 - -- Very hard to design a scalable system with low-latency cache access this way

Maintaining Coherence

- Need to guarantee that all processors see a consistent value (i.e., consistent updates) for the same memory location
- Writes to location A by P0 should be seen by P1 (eventually), and all writes to A should appear in some order
- Coherence needs to provide:
 - Write propagation: guarantee that updates will propagate
 - Write serialization: provide a consistent global order seen by all processors
- Need a global point of serialization for this store ordering

Hardware Cache Coherence

- Basic idea:
 - A processor/cache broadcasts its write/update to a memory location to all other processors
 - Another cache that has the location either updates or invalidates its local copy

Coherence: Update vs. Invalidate

- How can we *safely update replicated data?*
 - Option 1 (Update protocol): push an update to all copies
 - Option 2 (Invalidate protocol): ensure there is only one copy (local), update it

• On a Read:

- If local copy is Invalid, put out request
- (If another node has a copy, it returns it, otherwise memory does)

Coherence: Update vs. Invalidate (II)

• On a Write:

- Read block into cache as before

Update Protocol:

- Write to block, and simultaneously broadcast written data and address to sharers
- (Other nodes update the data in their caches if block is present)

Invalidate Protocol:

- Write to block, and simultaneously broadcast invalidation of address to sharers
- (Other nodes invalidate block in their caches if block is present)

Update vs. Invalidate Tradeoffs

- Which do we want?
 - Write frequency and sharing behavior are critical

• Update

- + If sharer set is constant and updates are infrequent, avoids the cost of invalidate-reacquire (broadcast update pattern)
- If data is rewritten without intervening reads by other cores, updates were useless
- Write-through cache policy \rightarrow bus becomes bottleneck

Invalidate

- + After invalidation broadcast, core has exclusive access rights
- + Only cores that keep reading after each write retain a copy
- If write contention is high, leads to ping-ponging (rapid mutual invalidation-reacquire)

Two Cache Coherence Methods

- How do we ensure that the proper caches are updated?
- Snoopy Bus [Goodman ISCA 1983, Papamarcos+ ISCA 1984]
 - Bus-based, single point of serialization for all memory requests
 - Processors observe other processors' actions
 - E.g.: P1 makes "read-exclusive" request for A on bus, P0 sees this and invalidates its own copy of A

- Directory [Censier and Feautrier, IEEE ToC 1978]

- Single point of serialization per block, distributed among nodes
- Processors make explicit requests for blocks
- Directory tracks which caches have each block
- · Directory coordinates invalidation and updates
 - E.g.: P1 asks directory for exclusive copy, directory asks P0 to invalidate, waits for ACK, then responds to P1

Snoopy Cache Coherence


Snoopy Cache Coherence

- Idea:
 - All caches "snoop" all other caches' read/write requests and keep the cache block coherent
 - Each cache block has "coherence metadata" associated with it in the tag store of each cache
- Easy to implement if all caches share a common bus
 - Each cache broadcasts its read/write operations on the bus
 - Good for small-scale multiprocessors
 - What if you would like to have a 1000-node multiprocessor?

Pn cinerace state 603 m tos stre (e.g., MESI) shared bus SNOOPY CACHE Each Cache observes its own processor & the bus - Changes the state of the cached block based on observed actions by processory the bus PR (Prec. Read) Processor actions to a block : RW (Proc. ume) Bus actors to a block BR (Bus Read) (comms from another processo) BU (Bus wite) or BRX (Bus Read Exclusive)

A Simple Snoopy Cache Coherence Protocol

- · Caches "snoop" (observe) each other's write/read operations
- A simple protocol:




- Write-through, nowrite-allocate cache
- Actions of the local processor on the cache block: PrRd, PrWr,
- Actions that are broadcast on the bus for the block: BusRd, BusWr

A More Sophisticated Protocol: MSI

- Extend metadata per block to encode three states:
 - **M**(odified): cache line is the only cached copy and is dirty
 - S(hared): cache line is potentially one of several cached copies
 - I(nvalid): cache line is not present in this cache

- Read miss makes a *Read* request on bus, transitions to S
- Write miss makes a *ReadEx* request, transitions to **M** state
- When a processor snoops *ReadEx* from another writer, it must invalidate its own copy (if any)
- S→M *upgrade* can be made without re-reading data from memory (via *Invalidations*)

MSI State Machine



ObservedEvent/Action

The Problem with MSI


- A block is in no cache to begin with
- Problem: On a read, the block immediately goes to "Shared" state although it may be the only copy to be cached (i.e., no other processor will cache it)
- Why is this a problem?
 - Suppose the cache that read the block wants to write to it at some point
 - It needs to broadcast "invalidate" even though it has the only cached copy!
 - If the cache knew it had the only cached copy in the system, it could have written to the block without notifying any other cache → saves unnecessary broadcasts of invalidations

The Solution: MESI


- Idea: Add another state indicating that this is the only cached copy and it is clean.
 - Exclusive state
- Block is placed into the *exclusive* state if, during *BusRd*, no other cache had it
 - Snooping caches assert the signal if they also have a copy
- Silent transition *Exclusive*→*Modified* is possible on write!
- MESI is also called the *Illinois protocol*
 - Papamarcos and Patel, "A low-overhead coherence solution for multiprocessors with private cache memories," ISCA 1984.

Papamarcos & Patel, ISCA 1984 Illinois Protocel AI J. PR. PW BR BW-FBE BI: Invalidate, bA already have the data (de not supply A) BRI: Imalidates but also need the data (supply it) 4 States M: Modified Exclusive eggy, medified) E: Enclusive ", clean) Shored capy, dean S: Shored Invalid .

MESI State Machine



MESI State Machine



The Problem with MESI

- Observation: Shared state requires the data to be clean
 - i.e., all caches that have the block have the up-to-date copy and so does the memory
- Problem: Need to write the block to memory when BusRd happens when the block is in Modified state
- Why is this a problem?
 - Memory can be updated unnecessarily → some other processor may want to write to the block again

Improving on MESI

- Idea 1: Do not transition from M→S on a BusRd. Invalidate the copy and supply the modified block to the requesting processor directly without updating memory
- Idea 2: Transition from M→S, but designate one cache as the owner (O), who will write the block back when it is evicted
 - Now "Shared" means "Shared and potentially dirty"
 - This is a version of the MOESI protocol

Directory Based Cache Coherence

Directory Based Coherence

- Idea: A logically-central directory keeps track of where the copies of each cache block reside. Caches consult this directory to ensure coherence.
- An example mechanism:
 - For each cache block in memory, store P+1 bits in directory
 - One bit for each cache, indicating whether the block is in cache
 - Exclusive bit: indicates that a cache has the only copy of the block and can update it without notifying others
 - On a read: set the cache's bit and arrange the supply of data
 - On a write: invalidate all caches that have the block and reset their bits
 - Have an "exclusive bit" associated with each block in each cache (so that the cache can update the exclusive block silently)

Directory Based Coherence

Example directory bused scheme 0000 No cooke has the black tokes a readmiss to block A 6 P3 tokes a read miss

3 P2 takes a underniss

-> Mvolidate P. & P3's caches -> write request -> P2 has the Oxclusive copy of the block now. Set the Exoclusive bit

> -> P2 can now update the block without notifying any other processor or the directory

-> P2 needs to have a bit in its code indicating it can porform exclusive updates to that black -> private/exclusive bit por cuck black

0000

100110

(4) P3 takes a unde miss

-> Mem Controller requests the fr black from P2 000111 -> Mem Controller gives black to P3 -> P2 midriddes its copy P2 bakes a read miss

(5) P2 takes a read miss → P3 supplies it

Snoopy Cache vs. Directory Coherence

Snoopy Cache

- + Miss latency (critical path) is short: request \rightarrow bus transaction to mem.
- + Global serialization is easy: bus provides this already (arbitration)
- + Simple: can adapt bus-based uniprocessors easily
- Relies on broadcast messages to be seen by all caches (in same order):
- → single point of serialization (bus): not scalable
- → need a virtual bus (or a totally-ordered interconnect)

• Directory


- Adds indirection to miss latency (critical path): request \rightarrow dir. \rightarrow mem.
- Requires extra storage space to track sharer sets
 - Can be approximate (false positives are OK)
- Protocols and race conditions are more complex (for high-performance)
- + Does not require broadcast to all caches
- + Exactly as scalable as interconnect and directory storage (much more scalable than bus)

False Sharing

Parallelism: Expectation is awesome


Parallel Program

```
int count[8];
int W;
void increment(int S)
  for(in=S; in<S+W; in++)</pre>
    for(j=0; j<1M; j++)</pre>
      count[in]++;
int main(int THREADS) {
 W=8/THREADS:
 for(i=0; i<8; i+=W)</pre>
  spawn(increment,i);
}
```




Reality is awful

Parallel Program




False sharing slows the program by 13X

False Sharing Causes Performance Problems



Cache line: basic unit of data transfer

False Sharing Causes Performance Problems



Interleaved accesses cause cache invalidations